

USN 

--	--	--	--	--	--	--	--	--

Course Code 

2	2	B	E	E	2	3
---	---	---	---	---	---	---

Second Semester B.E. Degree Examinations, Sept/Oct-2023

### BASIC ELECTRONICS

Duration: 3 hrs

Max. Marks: 100

**Note:** 1. Answer any FIVE full questions, choosing ONE full question from each module.  
2. Missing data, if any, may be suitably assumed

<u>Q. No</u>	<u>Question</u>	<u>Marks</u>	<u>(RBTL:CO: PI)</u>
<b><u>MODULE – 1</u></b>			
	a. Explain the operation of a <b>P-N junction</b> diode under forward and reverse bias condition with <b>V-I characteristics</b> .	8	(2:1:1.3.1)
1.	b. With relevant equations explain <b>DC-Load Line</b> Analysis of a diode.	6	(2:1:1.3.1)
	c. With a neat circuit diagram and waveform, explain the operation of center tapped <b>Full wave</b> rectifier.	6	(2:1:1.3.1)
<b>OR</b>			
	a. Describe the working of a <b>RC-<math>\pi</math> filter</b> for a Full Wave rectifier with neat diagram and necessary waveforms.	8	(2:1:1.3.1)
	b. Explain how <b>Zener diode</b> can be used as a <b>voltage regulator</b> with load and no load.	6	(2:1:1.3.1)
2.	c. A diode with <b><math>V_f = 0.7V</math></b> is connected as a half-wave rectifier. The load resistance is <b><math>500\Omega</math></b> , and the rms AC input is <b><math>22V</math></b> . Determine the following i) Peak output voltage ( <b><math>V_{po}</math></b> ). ii) Peak Load Current ( <b><math>I_p</math></b> ). iii) Diode peak reverse Voltage ( <b><math>PIV</math></b> ).	6	(2:1:1.3.1)
<b><u>MODULE – 2</u></b>			
	a. Draw the symbols for <b>nnp</b> and <b>pnnp</b> transistors and explain the terminal voltages and currents of a transistor.	6	(2:2:1.3.1)
3.	b. Explain the <b>Common Emitter</b> configuration of a <b>BJT</b> with an <b>input and output VI-characteristics</b>	8	(2:2:1.3.1)
	c. Explain concept of DC Biasing of Transistor.	6	(2:2:1.3.1)
<b>OR</b>			
	a. Draw the symbols and Structure of the following: i) N-Channel JFET ii) N-Channel <b>Enhancement-MOSFET</b>	6	(2:2:1.3.1)
4.	iii) N-Channel <b>Depletion –MOSFET</b>		
	b. Explain the operation of <b>JFET</b> with a neat diagram.	6	(2:2:1.3.1)
	c. Explain the operation of <b>Enhancement-MOSFET</b> and Draw its Drain & Transfer characteristics.	8	(2:2:1.3.1)

### MODULE – 3

5. a. Explain the block diagram of a Typical Op-Amp. 6 (2:3:1.3.1)  
b. Define the following parameters. 8 (2:3:1.3.1)  
a)CMRR b)Slew Rate c)Input Offset Voltage d) Input Bias current  
c. List the Characteristics of Ideal Op-Amp. 6 (2:3:1.3.1)

#### **OR**

6. a. Explain Op-Amp as a Voltage-Follower. 6 (2:3:1.3.1)  
b. Explain Op-Amp as an Integrator and Differentiator. 8 (2:3:1.3.1)  
c. Explain different Op-Amp Configurations with a neat circuit diagram. 6 (2:3:1.3.1)

### MODULE – 4

- a. Convert following into other number system **010010.101100<sub>(2)</sub>** 6 (3:4:1.3.1)  
b. Write the procedure steps of Subtraction with 2's Complement, and 6 (3:4:1.3.1)  
Using 2's Compliment subtract **1010100<sub>(2)</sub>-1000100<sub>(2)</sub>**  
7. c. Convert the following expressions into **Canonical** forms: 8 (3:4:1.3.1)  
i)  $f(A,B,C)=AC+AB+BC$   
ii)  $F(A,B,C)=(A+B).(B+C).(A+C)$

#### **OR**

- a. Define **SOP** and **POS**, and write the **expression** along with 6 (3:4:1.3.1)  
**minterm** and **Maxterm** for the given Truth Table.

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

8. b. Draw the **Symbols** and **Truth Table** for all **Logic Gates** 8 (2:4: 1.3.1)  
c. Design and Draw **Full-Adder** Circuit using **Logic Gates**. 6 (3:4:1.3.1)

### MODULE – 5

- a. Explain the **Elements** of a **Embedded System**. 8 (2:5: 1.3.1)  
9. b. Explain the **Classification** of **Embedded System** with a neat diagram. 6 (2:5: 1.3.1)  
c. List the Difference between **Embedded systems Vs General Computing System**. 6 (2:5: 1.3.1)

#### **OR**

- a. Explain the Block Diagram of **Communication System**. 8 (2:5: 1.3.1)  
10. b. Explain the different types of **Modulation Techniques**. 6 (2:5: 1.3.1)  
c. List out the Difference between **Microprocessor Vs Microcontroller**. 6 (2:5: 1.3.1)

**\*\* \*All The Best\* \*\***